Stream Processor Testbench

This page describes a testbench for the <u>oneproc</u> unit in the block diagram below. The diagram depicts a system currently under design. At least two other testbenches will follow: one for the <u>SP unit</u>, which will reuse much of the <u>oneproc</u> testbench, and a second testbench for the <u>Task Scheduling Unit</u>.



Side note:

As for what this system is intended to do, please see the Voice to MIDI project. But in brief, it will make guesses about the nature of the incoming signals using both graceful heuristics and barbaric brute-force computing. "Brute-force" means that the value of N, the number of oneproc units available, will only be limited to how many I

can fit into an FPGA.

that the scope for *transaction* randomization is quite limited. But the transaction class must support randomization of the communication protocol and a set of out-of-range data values such that the following design principle can be tested: The CPU might write garbage in, but the oneproc unit must always provide something out, even garbage: The oneproc unit must never hang.

can take several different commands with a variety of data formats. Each oneproc has

independent read and write channels, and reads can complete out-of-order w.r.t the

writes. Command and data values only make sense in a limited range. All this means

The sequences: Besides the scoreboard, the sequences are the most awkward part of testing the oneproc unit because the testbench must behave in a manner similar to the task scheduler, and that brings the following complications:

1) It severely limits the freedom to randomize transaction data since the command and data fields have to make sense together. This is mentioned in "The transactions" above.

2) Some write actions write a 64-byte block, some only a single 32-bit word.

3) The read channel activity requires a pair of transactions per action, as does the write channel.

4) Each computation started via the write channel needs some sort of response from the read channel.

5) The read channel doesn't know what *else* to read until after it has read the status word.

To provide the low-level sequence control and coordination along with high-level "what is the test about" requirements, a three-level sequence mechanism was used as is shown below on the left.



Dan Downs OstensiblyMyID@gmail.com

Scottsdale, AZ, November 2016